Claims

	I clair	
	1	1. An emitter controlled thyristor device having a cathode terminal and an
	2	anode terminal, comprising:
	3	a thyristor device having a thyristor emitter, a thyristor collector, and
	4	a thyristor gate, said thyristor comprising alternating P-type and N-type
	5	semiconductor regions;
	6	a first metal oxide semiconductor transistor (MOS) connected in
	7	series with said thyristor between said cathode terminal said thyristor
	8	emitter, said first MOS transistor integrated in at least one of the
	9	semiconductor regions of said thyristor; and
	10	a second MOS transistor integrated in at least one of said
	11	semiconductor regions connected between said cathode terminal and said
	12	thyristor gate, a gate terminal of said second MOS transistor connected to
	13	said cathode terminal,
	14	wherein a first voltage applied to a gate terminal of said first MOS
	15	transistor causes a forward current to flow between said cathode terminal and
	16	said anode terminal turning said emitter controlled thyristor device to an on
	17	state, and a zero to second voltage turns applied to said gate of said first
+	18	MOS transistor turns said emitter controlled thyristor device to an off state.

Megrated I F F Man 3

2. An emitter controlled thyristor device as recited in claim 1 further comprises a floating ohmic contact (FOC) for shorting said emitter and a source terminal of said first MOS transistor.

regrated I 1
form F 2

3. An emitter controlled the ristor device as recited in claim 1 further comprises a metal strap for shorting said the ristor emitter and a source terminal of said first MOS transistor.

Sig. 10 1

4. An emitter controlled thyristor device as recited in claim 1, further

comprising: a third MOS transistor having a source and a drain connected between thyristor emitter and a thyristor lower base region, and a gate connected to said cathode terminal. 5. An emitter controlled thyristor device as recited in claim 1 wherein said first MOS transistor comprises a PMOS transistor, and said second MOS transistor comprises a PMOS transistor. 6. An emitter controlled thyristor device as recited in claim 4 wherein said first MOS transistor comprises a PMOS transistor, said second MOS transistor comprises a PMOS transistor, and said third MOS transistor comprises an NMOS transistor. 7. An emitter controlled thyristor device as recited in claim 4 wherein said first MOS transistor comprises a NMOS transistor, said second MOS transistor comprises a PMOS transistor, and said third MOS transistor comprises an NMOS transistor. 8. An emitter controlled thyristor device as recited in claim 4 further comprising a metal strap for shorting said thyristor emitter with one of a drain and source terminal of said first MOS transistor. 9. An emitter controlled thyristor device as recited in claim 1, further comprising a diode connected between said gate of said first MOS and said thyristor emitter. 10. An emitter turn-off thyristor (ETO) device for carrying current between a cathode terminal and an anode terminal, comprising: figs, 9A, 9B a thyristor having a thyristor emitter, a thyristor collector connected

to said anode terminal, and a thyristor gate; and

	5	a packaged metal oxide semiconductor (MOS) transistor connected
	. 6	between said thyristor emitter and said cathode terminal, wherein said
	7	thyristor is turned on to conduct current between said cathode and said anode
	8	terminal by applying a first voltage to a gate of said MOS transistor and
		turned off by applying a second voltage to said gate of said MOS transistor.
	9	turned on by applying a second voltage to said gate of said WOS transistor.
	•	11. As a mistage turn off thursister (ETO) device as regited in claim 10 further
	1	11. An emitter turn-off thyristor (ETO) device as recited in claim 10 further
	2	comprising:
A	3	a diode connected between said thyristor gate and said cathode
43	4	terminal, wherein a threshold voltage of the diode is higher than a voltage
	5	drop across the thyristor gate to cathode plus a voltage drop across said MOS
Ogherzze aczoso	6	transistor in an on-state.
	1	12. An emitter turn-off thyristor (ETO) device as recited in claim 11, further
	2	comprising:
U	3	a charge storage device connected in parallel with said diode, said
N	4	charge storage device providing a turn-on current for said thyristor gate.
	1	13. An emitter turn-off thyristor (ETO) device as recited in claim 12
	2	wherein said diode comprises at least one Zener diode.
	1	14. An emitter turn-off thyristor (ETO) device for carrying current between
	2	a cathode terminal and an anode terminal, comprising:
	3	a thyristor having a thyristor emitter, a thyristor collector connected
	4	to said anode terminal, and a thyristor gate;
figs. 13	H, 13B 5	a first metal oxide semiconductor (MOS) transistor connected
	6	between said thyristor emitter and said cathode terminal;
	7	a charge storage device connected between said thyristor gate and
	8	said cathode terminal; and
	. 9	a second/MOS transistor connected in parallel with said charge
	10	storage device wherein said thyristor is turned on to conduct current

12

13

5 6

fingers; and

between said cathode and said anode terminal by applying a first voltage to a

gate of said first MOS transistor and turned of by applying a second voltage

a plurality of said second die, each comprising a MOS transistor

connected in series with said first die on one of said plurality of emitter

1	15. An emitter turn-off thyristor (ETO) device as recited in claim 14
2	wherein said second MOS transistor is a PMOS transistor having its gate
3	terminal and drain terminal connected together to said cathode terminal.
1	16. An emitter turn-off thyristor (ETO) device as recited in claim 14
2	wherein said second MOS transistor is a NMOS transistor having its gate
3	terminal and source terminal connected together.
1	17. An emitter turn-off thyristor (ETO) device package comprising:
2	a first die comprising a gate-turn off thyristor (GTO), said first die
3	having an anode terminal, a thyristor gate, and at least one emitter finger;
4	and
5	at least one second die comprising a metal oxide semiconductor
6	(MOS) transistor connected in series with said first die, a first terminal of
15A,15B 7	said MOS transistor contacting at least one said emitter finger, and a second
8	terminal of said MOS transistor acting as a cathode terminal,
9	wherein a first voltage to a gate of said MOS transistor turns said
10	thyristor on passing current between said cathode terminal and said anode
11	terminal, and a second voltage to a gate of said MOS transistor turns said
12	thyristor off.
1	18. An emitter turn-off thyristor (ETO) device package as recited in claim
2	17, further comprising:
3	a plurality of said emitter fingers on a surface of said first die;

to said gate of said first MOS transistor.

a metal strip sandwiched between each of said plurality of emitter 7 fingers and each of said plurality of second die. 8 19. An gate turn-off (GTO) thyristor device package comprising: a first metal plate; 2 a second metal plate; 3 a third metal plate electrically insulated from said second metal layer; a thyristor sandwiched between said first metal plate and said second metal plate, a collector of said thyristor contacting said first metal plate 6 DOTONYNA DECE acting as an anode for said ETO device package; 7 a first metal oxide semiconductor (MOS) transistor positioned on said 8 second metal plate adjacent said thyristor, said first MOS transistor having a first terminal connected to an emitter of said thyristor and a second terminal 112/at connected to said third metal plate acting as a cathode for said ETO device 11 package; and 12 a second MOS transistor positioned on said second metal plate 13 adjacent said thyristor, said/second MOS transistor having a first terminal 14 connected to a gate of said thyristor, said second MOS transistor further 15 having a second terminal and a gate terminal connected to said third metal 16 112 lat 17 plate, wherein a first voltage applied to a gate terminal of said first MOS 18 transistor turns said thyristor to an on state causing a current to flow between 19 said cathode and said anode, and a zero to second voltage applied to said 20 gate of said first MOS transistor turns said emitter controlled thyristor device 21 to an off state! 22 20. An gate turn-off (GTO) thyristor device package as recited in claim 19, 1 further comprising a clamp means for holding said first, second and third 2 metal layers together. 3

21. An gate turn-off (GTO) thyristor device package as recited in claim 19

1

2

3

2

wherein said first, second, and third metal plates comprise copper plates.

22. An gate turn-off (GTO) thyristor device package as recited in claim 19 wherein said first MOS transistor and said second MOS transistor are complementary.

23. An gate turn-off thyristor (GTO) device package comprising:

a gate turn-off (GTO) thyristor comprising a thyristor gate, a thyristor emitter, and a thyristor/collector forming an anode terminal;

a plurality of MOS transistors connected in parallel arranged in a circular fashion around said GTO thyristor, a first terminal of said MOS transistors connected to said thyristor emitter and a second terminal of said MOS transistors connected to a cathode terminal of said GTO device package; and

a plurality of MOS switching devices connected in parallel arranged in a circular fashion around said GTO thyristor, a first terminal of said MOS switching devices connected to said thyristor gate and/a second terminal of said MOS switching devices connected to said cathode terminal of said GTO device package!

wherein a first voltage applied to a gate terminal of said MOS transistors turns said GTO thyristor to an on state causing a current to flow between said cathode terminal and said anode terminal, and a zero to second voltage applied to said gate of said MOS transistors turns said GTO thyristor to an off state.

24. An gate turn-off thyristor (GTO) device package as recited in claim 23 further comprising:

- a first metal plate forming said cathode terminal;
- a second metal plate separated from said first metal plate by an insulation layer, wherein said GTO thyristor and said MOS transistors and said MOS switching devices are positioned on said second metal plate, said

10 11

1 2

13

14 15

16

17

18

3 4

2

3

1

2

3

first and second metal plates acting a heat sink. 7

> 25. An gate turn-off thyristor (GTO) device package as repited in claim 23 further comprising a third metal plate on top of said GTQ thyristor forming said anode terminal.

- 26. An gate turn-off thyristor (GTO) device package as recited in claim 23 wherein said MOS switching devices comprise, a MOSFET transistor having a gate connected to said cathode terminal.
- 27. An gate turn-off thyristor (GTO) device package as recited in claim 23 1 wherein said MOS switching devices comprise a diode. 2
 - 28. An gate turn-off thyristor (GTO) device package as recited in claim 23 wherein said MOS switching devices comprise a diode connected in parallel with a capacitor.
 - 29. An gate turn-off thyristor (GTO) device package as recited in claim 23 wherein said MOS switching devices comprise a Zener diode connected in parallel with a capacitor.
 - 30. An gate turn-off thyristor (GTO) device package as recited in claim 23 wherein said MOS switching devices comprise a transistor connected in parallel with a capacitor.
 - 31. An gate turn-off thyristor (GTO) device package as recited in claim 26 further/comprising;

a first feedback path connecting said gate terminal of said MOS transistors to said thyristor emitter, and

a second feedback path connecting said gate terminal of said MOS transistors to said thyristor gate terminal through a diode.

DS455779 D30E00 1

112 lat 2 3

1121 st

1



32. A gate turn-off thyristor (GTO) device package as recited in claim 23 further wherein said MOS switching device comprises a MOS transistor comprising;

a feedback path connecting said gate terminal of said MOS transistors to said thyristor emitter;

a capacitor connected in parallel to said second feedback path connecting said gate terminal of said MOS transistors to said thyristor gate terminal through a diode.

